+91 9363932473 xpertieee@gmail.com
  • Facebook
  • X
  • RSS
  • Facebook
  • X
  • RSS
  • Franchise
  • Careers
  • Technologies
  • Privacy Policy
  • Sitemap
Ieee Xpert ,Ieee Xpert, ieee projects final year cse students
  • Home
  • About Us
  • Services
    • Online Projects
    • IEEE Projects
    • Workshops
    • Thesis and Journals
    • Web Developement
  • IEEE Projects
    • 2025 – 2026 Projects
      • Python Projects
      • CSE Projects
      • Blockchain Projects
      • Artificial Intelligence Projects
      • ECE Projects
      • NS2 PROJECTS
      • Power Electronics Projects
  • Contact Us
    • Head Office
    • Branches
Select Page

Low-Cost High-Performance VLSI Architecture for Montgomery Modular Multiplication

by admin | Jul 2, 2016 | vlsi 2016

Low-Cost High-Performance VLSI Architecture for Montgomery Modular Multiplication Abstract: This paper proposes a simple and efficientMontgomery multiplication algorithm such that the low-costand high-performance Montgomery modular multiplier can beimplemented...

A Fully Digital Front-End Architecture for ECG Acquisition System with 0.5 V Supply

by admin | Jul 2, 2016 | vlsi 2016

A Fully Digital Front-End Architecture for ECG Acquisition System with 0.5 V Supply Abstract: This paper presents a new power-efficient electrocardiogram acquisition system that uses a fully digital architecture to reduce the power consumption and chip area. The...

Low-Power FPGA Design Using Memoization-Based Approximate Computing

by admin | Jul 2, 2016 | vlsi 2016

Low-Power FPGA Design Using Memoization-Based Approximate Computing Abstract: Field-programmable gate arrays (FPGAs) are increasingly used as the computing platform for fast and energy efficient execution of recognition, mining, and search applications. Approximate...

Low-Power Split-Radix FFT Processors Using Radix-2 Butterfly Units

by admin | Jul 2, 2016 | vlsi 2016

Low-Power Split-Radix FFT Processors Using Radix-2 Butterfly Units Abstract: Split-radix fast Fourier transform (SRFFT) is an ideal candidate for the implementation of a low-power FFT processor, because it has the lowest number of arithmetic operations among all the...

A High-Speed FPGA Implementation of an RSD-Based ECC Processor

by admin | Jul 2, 2016 | vlsi 2016

A High-Speed FPGA Implementation of an RSD-Based ECC Processor Abstract: In this paper, an exportable application-specific instruction-set elliptic curve cryptography processor based on redundant signed digit representation is proposed. The processor employs extensive...
« Older Entries
Next Entries »
  • Technologies
  • Careers
  • Franchise
  • Privacy Policy
  • Sitemap
  • IEEE Projects
  • Web Developement
  • Thesis and Journals
  • Workshops
  • Online Projects
  • Phd Sevices
  • Home
  • Services
  • About
  • Privacy Policy
  • Contact Us
  • Technologies
  • Careers
  • Franchise
  • Privacy Policy
  • Sitemap
  • Facebook
  • X
  • RSS
Powered by Ieee Xpert © 2025