+91 9566492473 xpertieee@gmail.com
  • Facebook
  • Twitter
  • RSS
  • Facebook
  • Twitter
  • RSS
  • Franchise
  • Careers
  • Technologies
  • Privacy Policy
  • Sitemap
Ieee Xpert ,Ieee Xpert, ieee vlsi , ns2 , matlab , communication , java , dotnet , android , image processing projects titles 2016 2017 for mtech btech ece cse it mechanical final year students
  • Home
  • About Us
    • Portfolio
    • Products
    • Why Us???
    • Vision
    • Goals
  • Technologies
  • Services
    • Online Projects
    • Ieee Projects
    • Workshops
    • Thesis and Journals
    • Web Developement
  • Phd Guidance
    • VLSI Phd
    • Matlab Phd
    • BigData Research
    • NS2 Phd
  • IEEE Projects
    • 2022 – 2023 Projects
      • Python Projects
      • ECE Projects
      • VLSI Projects
      • Android Projects
      • Matlab Projects
      • NS2 PROJECTS
      • Power Electronics Projects
  • Careers
  • Franchise
  • Contact Us
    • Head Office
    • Branches
Select Page

A High-Speed FPGA Implementation of an RSD-Based ECC Processor

by admin | Jul 2, 2016 | vlsi 2016

A High-Speed FPGA Implementation of an RSD-Based ECC Processor Abstract: In this paper, an exportable application-specific instruction-set elliptic curve cryptography processor based on redundant signed digit representation is proposed. The processor employs extensive...

A 0.52/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling

by admin | Jul 2, 2016 | vlsi 2016

A 0.52/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling Abstract: In energy-efficient processing platforms, such as wearable sensors and implantable medical devices, dynamic voltage and frequency scaling allows optimizing the energy...

High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels

by admin | Jul 2, 2016 | vlsi 2016

High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels Abstract: In this paper, we present a carry skip adder (CSKA) structure that has a higher speed yet lower energy consumption compared with the conventional one. The...

A Dynamically Reconfigurable Multi-ASIP Architecture for Multistandard and Multimode Turbo Decoding

by admin | Jul 2, 2016 | vlsi 2016

A Dynamically Reconfigurable Multi-ASIP Architecture for Multistandard and Multimode Turbo Decoding Abstract: The multiplication of wireless communication standards is introducing the need of flexible and reconfigurable multistandard baseband receivers. In this...

Design and Implementation of High-Speed All-Pass Transformation-Based Variable Digital Filters by Breaking the Dependence of Operating Frequency on Filter Order

by admin | Jul 2, 2016 | vlsi 2016

Design and Implementation of High-Speed All-Pass Transformation-Based Variable Digital Filters by Breaking the Dependence of Operating Frequency on Filter Order Abstract: All-pass transformation (APT)-based variable digital filters (VDFs), also known as frequency...

A Mixed-Decimation MDF Architecture for Radix-2K Parallel FFT

by admin | Jul 2, 2016 | vlsi 2016

A Mixed-Decimation MDF Architecture for Radix-2K Parallel FFT Abstract: This paper presents a mixed-decimation multipath delay feedback (M 2 DF) approach for the radix-2k fast Fourier transform. We employ the principle of folding transformation to derive the proposed...
« Older Entries
Next Entries »

We Accept

  • Technologies
  • Careers
  • Franchise
  • Privacy Policy
  • Sitemap
  • IEEE Projects
  • Web Developement
  • Thesis and Journals
  • Workshops
  • Online Projects
  • Phd Sevices
  • Home
  • Services
  • About
  • Privacy Policy
  • Contact Us
  • Technologies
  • Careers
  • Franchise
  • Privacy Policy
  • Sitemap
  • Facebook
  • Twitter
  • RSS
Powered by Ieee Xpert © 2022