+91 9363932473 xpertieee@gmail.com
  • Facebook
  • X
  • RSS
  • Facebook
  • X
  • RSS
  • Franchise
  • Careers
  • Technologies
  • Privacy Policy
  • Sitemap
Ieee Xpert ,Ieee Xpert, ieee projects final year cse students
  • Home
  • About Us
  • Services
    • Online Projects
    • IEEE Projects
    • Workshops
    • Thesis and Journals
    • Web Developement
  • IEEE Projects
    • 2025 – 2026 Projects
      • Python Projects
      • CSE Projects
      • Blockchain Projects
      • Artificial Intelligence Projects
      • ECE Projects
      • NS2 PROJECTS
      • Power Electronics Projects
  • Contact Us
    • Head Office
    • Branches
Select Page

Soft Error Rate Reduction of Combinational Circuits Using Gate Sizing in the Presence of Process Variations

by admin | Oct 13, 2017 | Ieee 2016

Soft errors in combinational logic circuits are emerging as a significant reliability concern for nano scale VLSI designs. This paper presents a novel sensitivity-based gate sizing methodology to reduce the soft error rate (SER) of combinational circuits in the...

Dual-Quality 4:2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers

by admin | Sep 16, 2017 | Ieee 2016

In this paper, we propose four 4:2 compressors, which have the flexibility of switching between the exact and approximate operating modes. In the approximate mode, these dual-quality compressors provide higher speeds and lower power consumptions at the cost of lower...

Adaptive Multibit Crosstalk-Aware Error Control Coding Scheme for On-Chip Communication

by admin | Sep 16, 2017 | Ieee 2016

The presence of different noise sources and continuous increase in crosstalk in the deep sub micrometer technology raised concerns for on-chip communication reliability, leading to the incorporation of crosstalk avoidance techniques in error control coding schemes....

Sign-Magnitude Encoding for Efficient VLSI Realization of Decimal Multiplication

by admin | Sep 16, 2017 | Ieee 2016

Decimal X×Y multiplication is a complex operation, where intermediate partial products (IPPs) are commonly selected from a set of precomputed radix-10Xmultiples. Some works require only[0,5]×X via recoding digits of Y to one-hot representation of signed digits...

ENFIRE: A Spatio-Temporal Fine-Grained Reconfigurable Hardware

by admin | Sep 16, 2017 | Ieee 2016

Field programmable gate arrays (FPGAs) are well-established as fine-grained reconfigurable computing platforms. However, FPGAs demonstrate poor scalability in advanced technology nodes due to the large negative impact of the elaborate programmable interconnects (PIs)....

Energy Efficient Reduce and Rank Using Input Adaptive Approximations

by admin | Sep 16, 2017 | Ieee 2016

Approximate computing is an emerging design paradigm that exploits the intrinsic ability of applications to produce acceptable outputs even when their computations are executed approximately. In this paper, we explore approximate computing for a key computation...
« Older Entries
Next Entries »
  • Technologies
  • Careers
  • Franchise
  • Privacy Policy
  • Sitemap
  • IEEE Projects
  • Web Developement
  • Thesis and Journals
  • Workshops
  • Online Projects
  • Phd Sevices
  • Home
  • Services
  • About
  • Privacy Policy
  • Contact Us
  • Technologies
  • Careers
  • Franchise
  • Privacy Policy
  • Sitemap
  • Facebook
  • X
  • RSS
Powered by Ieee Xpert © 2025