+91 9363932473 xpertieee@gmail.com
  • Facebook
  • X
  • RSS
  • Facebook
  • X
  • RSS
  • Franchise
  • Careers
  • Technologies
  • Privacy Policy
  • Sitemap
Ieee Xpert ,Ieee Xpert, ieee projects final year cse students
  • Home
  • About Us
  • Services
    • Online Projects
    • IEEE Projects
    • Workshops
    • Thesis and Journals
    • Web Developement
  • IEEE Projects
    • 2025 – 2026 Projects
      • Python Projects
      • CSE Projects
      • Blockchain Projects
      • Artificial Intelligence Projects
      • ECE Projects
      • NS2 PROJECTS
      • Power Electronics Projects
  • Contact Us
    • Head Office
    • Branches
Select Page

Best VLSI Project Centers in Chennai

by admin | Aug 6, 2016 | vlsi 2016, vlsi design project centres in chennai

Best VLSI Project Centers in Chennai  Best VLSI Project Centers in Chennai Ieee VLSI projects 2016 | 2017 VLSI project titles SL.NO DOMAIN PROJECT TITLES DOWNLOAD DOWNLOAD DOWNLOAD IXV1 MEMORY Full-Swing Local Bitline SRAM Architecture Based on the 22-nm FinFET...

Glitch Energy Reduction and SFDR Enhancement Techniques for Low-Power Binary-Weighted Current-Steering DAC

by admin | Jul 25, 2016 | vlsi 2016

Glitch Energy Reduction and SFDR Enhancement Techniques for Low-Power Binary-Weighted Current-Steering DAC Abstract: This brief proposes a glitch reduction approach by dynamic capacitance compensation of binary-weighted current switches in a current-steering...

Design of Silicon Photonic Interconnect ICs in 65-nm CMOS Technology

by admin | Jul 25, 2016 | vlsi 2016

Design of Silicon Photonic Interconnect ICs in 65-nm CMOS Technology Abstract: This paper describes a design methodology for CMOS silicon photonic interconnect ICs according to CMOS technology scaling. As the CMOS process is scaled, the endurable voltage stress and...

Test Escapes of Stuck-Open Faults Caused by Parasitic Capacitances and Leakage Currents

by admin | Jul 25, 2016 | vlsi 2016

Test Escapes of Stuck-Open Faults Caused by Parasitic Capacitances and Leakage Currents Abstract: Intragate open defects are responsible for a significant percentage of defects in present technologies. A majority of these defects causes the logic gate to become stuck...

Power Efficient Level Shifter for 16 nm FinFET near Threshold Circuits

by admin | Jul 25, 2016 | vlsi 2016

Power Efficient Level Shifter for 16 nm FinFET near Threshold Circuits Abstract: Since the minimum feature size has shrunk beyond the sub-30-nm node, power density has become the major factor in modern microprocessors. Techniques such as dynamic voltage scaling...
« Older Entries
Next Entries »
  • Technologies
  • Careers
  • Franchise
  • Privacy Policy
  • Sitemap
  • IEEE Projects
  • Web Developement
  • Thesis and Journals
  • Workshops
  • Online Projects
  • Phd Sevices
  • Home
  • Services
  • About
  • Privacy Policy
  • Contact Us
  • Technologies
  • Careers
  • Franchise
  • Privacy Policy
  • Sitemap
  • Facebook
  • X
  • RSS
Powered by Ieee Xpert © 2025