+91 9363932473 xpertieee@gmail.com
  • Facebook
  • X
  • RSS
  • Facebook
  • X
  • RSS
  • Franchise
  • Careers
  • Technologies
  • Privacy Policy
  • Sitemap
Ieee Xpert ,Ieee Xpert, ieee projects final year cse students
  • Home
  • About Us
  • Services
    • Online Projects
    • IEEE Projects
    • Workshops
    • Thesis and Journals
    • Web Developement
  • IEEE Projects
    • 2025 – 2026 Projects
      • Python Projects
      • CSE Projects
      • Blockchain Projects
      • Artificial Intelligence Projects
      • ECE Projects
      • NS2 PROJECTS
      • Power Electronics Projects
  • Contact Us
    • Head Office
    • Branches
Select Page

Code Compression for Embedded Systems Using Separated Dictionaries

by admin | Jul 2, 2016 | Ieee 2016

Code Compression for Embedded Systems Using Separated Dictionaries Abstract: Engineers must consider performance, power consumption, and cost when designing embedded digital systems; furthermore, memory is a key factor in such systems. Code compression is a technique...

Algorithm and Architecture of Configurable Joint Detection and Decoding for MIMO Wireless Communications with Convolution Codes

by admin | Jul 2, 2016 | Ieee 2016

Algorithm and Architecture of Configurable Joint Detection and Decoding for MIMO Wireless Communications with Convolution Codes Abstract: This paper presents an algorithm and a VLSI architecture of a configurable joint detection and decoding (CJDD) scheme for...

A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications

by admin | Jul 2, 2016 | Ieee 2016

A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications Abstract: Transpose form finite-impulse response (FIR) filters are inherently pipelined and support multiple constant multiplications (MCM) technique that results in significant...

The VLSI Architecture of a Highly Efficient Deblocking Filter for HEVC Systems

by admin | Jul 2, 2016 | Ieee 2016

The VLSI Architecture of a Highly Efficient Deblocking Filter for HEVC Systems Abstract: This paper presents the VLSI architecture and hardware implementation of a highly efficient Deblocking Filter for High Efficiency Video Coding (HEVC) systems. In order to reduce...

Source Code Error Detection in High-Level Synthesis Functional Verification

by admin | Jul 2, 2016 | Ieee 2016

Source Code Error Detection in High-Level Synthesis Functional Verification Abstract: A dynamic functional verification method that compares untimed simulations versus timed simulations for synthesizable [high-level synthesis (HLS)] behavioral descriptions (ANSI-C) is...

In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers

by admin | Jul 2, 2016 | Ieee 2016

In-Field Test for Permanent Faults in FIFO Buffers of NoC RoutersAbstract: This paper proposes an on-line transparent test technique for detection of latent hard faults which develop in first input first output buffers of routers during field operation of NoC. The...
« Older Entries
Next Entries »

We Accept

  • Technologies
  • Careers
  • Franchise
  • Privacy Policy
  • Sitemap
  • IEEE Projects
  • Web Developement
  • Thesis and Journals
  • Workshops
  • Online Projects
  • Phd Sevices
  • Home
  • Services
  • About
  • Privacy Policy
  • Contact Us
  • Technologies
  • Careers
  • Franchise
  • Privacy Policy
  • Sitemap
  • Facebook
  • X
  • RSS
Powered by Ieee Xpert © 2025